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The continuous increase in capacity of non-volatile data storage systems will lead to bit densities
of one bit per atom by the year 2020. Beyond this point, capacity can be increased by moving
into the third dimension. At the transition from two to three dimensions, we need to store data at
4·1020 bit/m3, or bit cell volumes of (135 nm)3. The transition will require the development of new
manufacturing technologies. We propose to use self-assembly of artificial sub-micron elements, either
in loosely organised networks or perfect crystals. In the latter case, the cross-point architecture
currently used in solid state memories can be extended to three dimensions. There are many
storage principles which can be used. When using principles requiring electrical connection to the
storage elements, we show the need for transistor based cross-talk isolation. In case of magnetic
storage, cross-talk can be avoided by reusing the coincident current magnetic ring core memory
architecture invented in 1953, which does not require electrical contact between the address lines.
We show that writing into sub-micron magnetic cores is theoretically possible by means of the stray
field generated by currents passing through the address lines. Calculations show however that the
inductive readout used in old-fashioned ring core memories is not possible, but sufficient signal to
noise can be obtained by implementing a frequency mixing technique. We illustrate that realisation
of self-assembled three-dimensional ring core memory is in principle possible, by combining corner
lithography and anisotropic etching into single crystal silicon.
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2I. INTRODUCTION
The progress made in micro- and nanotechnology in-
dustry over the last six decades has relied heavily on thin
film technology. The versatile process of thin film depo-
sition, lithography and etching has provided society with
powerfull miniaturized computers, equipped with trans-
ducers, communication channels and storage capabilities.
Nanotechnology will continue to provide us with more,
more powerfull and smaller systems, primarily because
of the ever reducing size of components.
The continuing decrease in size inevitably leads to the
emergence of fundamental limits. Since the tiniest units
of information are found in non-volatile storage systems
(such as the hard disk), the first encounter with those
limits was found in that area, where it expressed itself
in the thermal stability of written bits [Charap1997].
Non-volatile data storage will therefore move away
from magnetism, possibly in the direction of ferro-
electrics [Cho2005] or phase-change [Hamann2006]. Ul-
timately, we will store bits of information into single
atoms [Bennewitz2002].
Thin film technology is inherently two-dimensional, so
we are accustomed to measuring progress in the num-
ber of transistors or stored bits per unit area. From a
user point of view however, only the number of elements
per unit volume is of interest. It seems to be in place
to design new strategies which continue on the path to-
wards increasings volumetric, rather than surface den-
sities. Since the fundamental limits express themselves
first in non-volatile storage, the first steps into the third
dimension will be taken in this field.
The key idea in this paper is to machine suitable nano-
particles and assemble them in a self-assembly process.
Each nanoparticle will have functionalitly to store one
or more bits of information. When assembled in three-
dimensional structures, the volumetric data density can
grown far beyond the limit of two-dimensional storage.
By equipping particles with electronic functionality,
we open the route towards three dimensional processors.
On the long term, we can envision mixtures of particles
with embedded digital electronics, non-volatile memory
and communication circuits, combined in cubic millime-
ter computers.
In this paper we will limit ourselves to non-volatile
data storage however. We will discuss the datastorage
roadmap and estimate when limits will be reached in
section II, where we argue that solutions based on to-
days three-dimensional storage systems are not capable
to meet the density or price requirements. Addressing
will be discussed in section III, where it is shown that
a three plane addressing scheme is to be preferred for
large arrays. Subsequently we give two examples, based
on transistors with memory elements (Section IV) and
magnetic ring cores (Section V). Realisation of this three
dimensional non-volatile memory will depend on our abil-
ity to steer self-assembly of nano-particles, which will
be shortly discussed in section VI. Finally, we demon-
strate in section VII how an actual three-dimensional
ring-core memory can be assembled from a limited num-
ber of tetragonal unit cells.
II. THE CHALLENGE IN NON-VOLATILE
DATA STORAGE
The world of non-volatile data storage can be divided
into two realms. On one side we have mechanically
addressed memories, where information is addressed by
physical movement of a read/write head. Famous exam-
ples are the record player, generations of optical storage
media (from CD to Bluray disk), magnetic tape and hard-
disks. Since the bit dimensions are determined by the
size of one single –or only a few– read/write heads and
by positioning accuracies, the data density of these media
is generally very high. Mechanical addressing is however
relatively slow (ms), and usually applied in situations
where large amounts of data need to be stored which are
not needed frequently. The highest data density is found
in magnetic hard disk storage, and lies currently around
800 Gb/in2. The growth in hard disk data density fluctu-
ates between 40 and 100% per year. Predictions are that
magnetic storage is limited to data densities of about
10 Tb/in2 [Thomson2007], which is another eight years
from now at a growth rate of 40%. Probe storage tech-
nology [Pantazi2008] offers the possibility to increase the
data density all the way up to one bit per atom data stor-
age [Bennewitz2002]. At this point the data density will
be in the order of 250 Tb/in2, which will be in 2020 with
an average growth rate of 60% per year. It is not clear
however how areal data density will increase beyond this
point.
On the other side, we have electrically addressed mem-
ories such as DRAM, FlashMemory, MRAM, Phase-
Change RAM etc. Since every bit is connected to the
outside world by means of wiring, data rates and access
times are high (ns). The capacity, or better bit den-
sity, of these media is limited by lithography, and follows
the semiconductor industry roadmap. If the half-pitch
linewidth is Λ, the minimum cell size is 4Λ2, and with
multilevel storage at n bits per cell, the bit density be-
comes n/4Λ2. The International Technology Roadmap
for Semiconductors predicts that in 2020 Λ will be 11
nm (www.itrs.net). At a foreseen 4 bits per cell, the
data density in electrically addressed storage will be 5
Tb/in2. Consequently, electrically addressed memories
will be far too expensive to take over the role of mechan-
ically addressed memories in large capacity data storage
systems in which access times of milliseconds are not an
issue.
Areal data densities only give information about the
3relative cost of the system, but not about the final di-
mensions. From a user viewpoint, we are much more
interested in capacity per unit volume. This is exactly
the reason why tape recording systems are still persist-
ing, even though their areal density is two orders of mag-
nitude below the disk version of magnetic data storage.
Assuming that in 2020 a probe recording system will fit
into a package of about 1 mm thick, the volumetric data
density at the atomic limit (250 Tb/in2) will be 4·1020
bit/m3. This translates into a bit volume of (135 nm)3.
These volumetric data densities are very difficult to
obtain with today’s technology –let alone extend beyond
that value–, mainly because the physical principle does
not allow further decrease in bit size, or the manufac-
turing costs become too high. We give two examples,
holographic storage and stacking of FlashMemory cells.
In holographic storage [Heanue1994] data densities are
determined by the wavelength of light, which is cur-
rently at 405 nm in commercial systems [Chuang2008].
Even though laboratory demonstrations are given at 257
nm [Ramanujam2006], these wavelengths are too large
for the (135 nm)3 entry point. It is extremely difficult
to develop recording materials which are transparent at
sub-100 nm wavelength, and therefore doubtful whether
holographic storage can provide sufficiently high volu-
metric densities. Moreover, full 3D holographic systems
will be large due to the size of lasers operating at those
wavelengths and positioning systems required.
A second solution, which is already implemented today
in Flash memory, is to thin down silicon wafers and stack
solid state memories on top of each other. At 20 µm wafer
thickness, the volumetric data density would be sufficient
at the 11 nm node. Demonstrations of 75 µm thickness
have already been given [Dellutri2006], and wafer thick-
nesses down to 5 µm seem possible [Morrow2006]. Even
if the technological challenge of stacking tens of layers
can be met, the solution would not be cost effective since
stacking does not reduce the price per bit (50 individual
dies are not more expensive than 50 stacked on top of
each other).
Rather than stacking individual dies, one can also try
to stack layers of memory elements on top of each other
on the same base wafer [Tanaka2007]. One does saves
substrate material this way, but the process is not inher-
ently cheaper, since again tens of the highest resolution
lithography steps are required. (Again, passing a single
wafer 50 times through the same expensive lithography
line is not orders of magnitude cheaper as passing 50 in-
dividual wafers.) Moreover, the yield for each step has
to be significantly higher as for stacking of individual
wafers.
It appears to us that there is currently no viable so-
lution for high capacity storage above the 1020 bit/m3
limit, and radically new approaches need to be investi-
gated.
III. THREE DIMENSIONAL CROSS-POINT
STRUCTURES
To realize a three-dimensional storage system, the self
assembled array of nano-particles needs to be addressed
from the outside. One could use a random agglomer-
ate of particles, all connected together, provided that
the percolation is adequate (there are sufficient electri-
cally connected paths through the network). By us-
ing proper encoding and data detection algorithms, in-
formation storage can be stored in an associative fash-
ion [Hopfield1982, McEliece1987].
From an architectural point of view, it is however much
simpler to start with crystals of particles, in which the
position of every particle is exactly known by its three
coordinates in the crystal. We can than simply use the
cross-point architectures also used in two-dimensional
solid state memories today (DRAM, Flash).
To address memory cells in a two-dimensional cross
point architecture, we need to select two coordinates (bit
and word lines, see figure 2a). As a result, 2n address
lines need to be connected for a n2 bit memory. For a
three-dimensional cross-point architecture, the situation
is more favourable, with 3n lines addressing n3 bit, with
the advantage getting bigger for larger memories. For
example, a 8 Tbit memory would require about 3·106
connection wires in 2D, and only 6·104 in 3D.
For a 3D array, there are several options to address in-
dividual bit cells. A single core can be addressed by three
individual wires (Figure 1a). This has the advantage that
selected memory cells receive three signals, whereas the
non-selected cells recieve only one signal, which reduces
false selection. This appraoch has the major disadvan-
tage however that every address line has to be connected,
so 3n2 connections have to be made to the array.
By selecting planes of wires, rather than individual
wires, the number of connections reduces to 3n (fig-
ure 1b). In this case the bit cells have to be able to dis-
criminate between receiving two and three signals, which
is less favourable.
A compromise can be found by selecting celss by two
planes of wires, and one single wire (figure 1c). In this
case 2n+n2 lines are required. Writing information can
be achieved by first selecting a line of bit cells by two
planes of wires, and than one single cell by a single wire.
In that case the majority of the cells only experience one
signal, a single line of two signals and the selected cell
three signals.
The properties of these three configurations are tabu-
lated in table ??. For large arrays, the advantage of the
low number of connections for option b becomes domi-
nant, even though one looses selectivity. Therefore we
will considered the three planes selection method in the
remainder of this paper.
The three-dimensional cross-point array will be con-
nected by means of electronic circuitry including drivers
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FIG. 1: Three addressing configurations requiring a) 3n2 b)
3n and c) 2n+n2 contacting wires. The selected wires are
displayed in bright colour.
and multiplexers. In option b, the connection of these
circuits to the array will be on the plane level, requiring
(self-)assembly onto three orthogonal sets of n electrodes.
The spacing of the electrodes is relatively large (down-
wards of 135 nm), and the number of electrodes is limited
(n=2·104 for a 8 Tb memory, which be smaller than (3
mm)3). Electronically, this does not seem to be a chal-
lenging task.
Allthough individual cells can be addressed by select-
ing three planes, read-out can also be done in parallel for
increased data rate. By selecting two planes, a line of bits
is addressed simultaneously and n bits can be read out
on the lines of the third plane. This reduces the required
data-rate per bit cell considerably. For a 8 Gb/s readout
speed of a 8 Tb memory for instance, planes have to be
addressed at a rate of only 400 kHz.
IV. ELECTRICALLY ADDRESSED
For large numbers of bit cells addressed in the cross-
point architecture, we need to consider cross-talk. In two-
dimensional cross-point solid state memories, every bit is
addressed by connecting a voltage source to its word-
and bit line (figure 2a). The current passing through
the connection can be used to write or detect informa-
tion. Since all memory elements conduct current, para-
sitic paths exist which shunt current around the memory
element under interrogation (green lines in figure 2a) .
These parasitic currents reduce signal-to noise ratio and
strongly limit the array size. This can be avoided by in-
tegrating a diode within the memory cell. Since shunting
currents pass in the opposite direction, parasitic currents
are strongly suppressed. Even though the reverse cur-
rents through the diodes are very small, the combined
effect through the many shunting paths can still be too
large. In a 2 × 2 array for instance, there are only 6
parasitic paths, but this number increases rapidly with
increasing array size. In general, the number of parasitic
paths for a n × n array is A2nn , which can be calculated
by iteration from
A2ni =
2n−1∑
j=1
Aji−1 (1)
A2n2 =
(
1
2
)2n 2n−1∑
j=1
j (2)
For large arrays the iteration can be approximated by
0.1·2(n/2) parallel paths. For a diode forward/reverse cur-
rent ratio of 1011, the maximum array size is limited to
about 80×80.
For larger arrays, we therefore need to move towards
more aggressive rejection ratios, which can be achieved
by using transistors rather than diodes (figure 2b). Since
transistors are three-wire devices, an extra wire is con-
nected, which - even though it can be shared between
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FIG. 2: (a) 2D cross-point architecture with diodes, (b) or
with transistors. (c) 3D cross point architecture with transis-
tors. M indicates the memory storage element, which can be
based on various principles.
memory cells- complicates the architecture. Extending
the cross-point architecture into three-dimensions how-
ever, there are three wires needed to address every bit,
and the transistor geometry fits perfectly (figure 2c).
In order to realize transistor functionality in the
nanoparticles, there is some advantage in using semicon-
ductor base materials such as silicon. Sources and drains
can be defined by doping opposite faces of particles, or by
assembly of n-doped and p-doped nanoparticles. Mem-
ory elements such as floating gates for charge storage (as
in FlashMemory) or phase-change resistance wires ex-
ploiting the large difference in conductance between the
amorphous and crystalline phase (as in PCRAM) can be
incorporated at a third face or along edges of particles.
V. MAGNETICALLY ADDRESSED
Even though particles with active electronic function-
ality are extremely appealing, realisation of transistors
inside nanoparticles or by assembly is technologically
very challenging, since it requires excellent control over
doping concentrations and interface quality. As a first
step towards a three-dimensional storage system how-
ever, we can store data in a passive way, keeping the
detection electronics outside the self-assembled structure.
Therefore one needs to avoid the parasitic current paths.
A very elegant design of a three-dimensional cross
point architecture without direct connection between
the addressing wires was proposed by Jay W. For-
rester [Forrester1951] in 1951, based on the invention
of the magnetic core memory in 1950 by An Wang and
Way-Dong Woo [Wang1950]. As Forrester writes in his
introduction
In an ideal storage system it should be pos-
sible to arrange elementary storage cells in
a compact three-dimensional array. Stor-
age elements inside the volume should be
selected by suitable controlling three co-
ordinates along the edges of a solid array
At that time however, full 3D arrays proved to be to
difficult to manufacture, and a simpler stack of 2D planes
was used in implementations.
In the magnetic ring core memory, data is stored in the
direction of circulation of magnetisation of tiny magnetic
rings (Figure 3 [1]). Information is written by means of
the magnetic field of wires running through the center
of the rings. Individual rings can be selected by passing
currents only through wires selecting that ring (coinci-
dent current writing, invented by Forrester). Only in
rings where two wires are actuated, the magnetic field is
sufficiently high to induce switching. The rings therefore
have to be able to discriminate between currents differing
by a factor of two.
Depending on the direction of the current, clock
or counterclockwise magnetisation patterns are written,
representing “1” and “0” binary information. The use of
magnetic ring cores was very elegant, since in such con-
figuration the rotation of magnetisation is zero, and no
magnetic stray fields emerge, therefore limiting the cross
talk between elements.
In the 2D array, information was retrieved by attempt-
ing to overwrite information in the rings again and mon-
itoring the change in flux. For this a current was applied
to the two lines selecting a ring core (bit and word lines,
6FIG. 3: Magnetic Core Memory
FIG. 4: Bit, word and sense lines are used to write and read
information
figure 4). A third wire (sense line) passing through all
cores was used to detect a change in magnetic flux, caus-
ing a induced voltage. From the presence or absence of
this pulse the magnetisation direction could be derived.
When a pulse was detected, an opposite current was ap-
plied to restore the state of the magnetic element (write-
after-read scheme, invented by Wang).
Writing of sub-micron ring cores can be achieved in a
similar way as in macroscopic ring cores. Since the mag-
netic volume is orders of magnitude smaller however, we
need to consider the stability of the magnetisation direc-
tion at room temperature. This stability is determined
by the energy barrier for magnetisation reversal, which
should be higher than 40 kT for 10 year data retention.
In appendix A we show that for ring diameters of 135
nm with wire diameters of 50 nm, the magnetic field is
strong enough to overcome energy barriers of 120 kT.
Writing as in the macroscopic system therefore seems
to be possible. The situation is different for readout how-
ever. When the magnetisation reverses, the flux through
the circuit formed by the sense line changes, causing an
emf. The flux change is proportional to the ring core wire
diameter squared, so decreases rapidly with shrinking di-
mensions. The noise on the sense lines is proportional
the square root of the wire resistance, so the signal to
noise ratio decreases with a power 2.5. In appendix B we
show that this prohibits this type of destructive readout
FIG. 5: High frequency modulation of the magnetisation can
be used for non-destructive readout. a) Magnetisation curve
b) Susceptibility
for nanometer scaled ring cores.
The main problem with destructive readout is that we
get only one attempt to read out the information. Billing
circumvents this problem by implementing a high fre-
quency susceptibility measurement [Billing1966]. Rather
than completely reversing the magnetisation in the core,
a DC bias current IB below the reversal threshold is
passed through one of the addressing lines and small high
frequency perturbation current IP through another (fig-
ure 5a). Since the susceptibility (dM/dI) of the core
depends on the direction of the current, the emf on the
sense line can be used to determine the magnetic state
of the ring (figure 5b). In appendix ?? we calculate that
this method will allow for sufficient signal to noise ratio,
but a trade-off needs to be made between wire diameter,
modulation frequency and data rate.
VI. SELF ASSEMBLY OF ARTIFICIAL
ELEMENTS
The relatively large dimension of 135 nm for bits re-
quired for a volumetric density of 4·1020 bit/m3 suggest
the use of nanotechnology. Fabrication of nanoparticles
with those dimensions will be relatively cheap in 2020.
Already today, methods exist to assemble these particles
afterwards in large three-dimensional structures, similar
to the way nature uses atoms and molecules to assembly
larger structures.
The general concept is to fabricate large amounts
of identical particles (spheres, cubes, tetrahedra, etc.)
which are treated in such a way that they spontaneously
self-assemble in liquid or gaseous environments. One
method is to produce particles which have hydrophobic
and hydrofilic surfaces. When immersed in water, the
7FIG. 6: Wireframe produced by corner lithography
hydrophobic surfaces bind together, producing irregular
or crystalline agglomerates. Glotzer [Glotzer2007] gives
an excellent overview of the state of the art in this field,
listing many different types of particles and realized as-
semblies.
Up to now, the particles are passive, which is useful if
one wants to realize fluidic filters [Seo2007] or photonic
crystals [Fleming2002]. Although not yet demonstrated,
several feasible paths to nanoparticles with internal de-
grees of freedom, or with electronic functions, with de-
signed sterical and chemical anisotropy, are being consid-
ered - it is only a matter of time until they become avail-
able. Nanoparticles with a form commensurate with the
crystal structure of silicon can be made by exploiting the
great dependency of the etch rate in some high pH solu-
tions. Adding an electronic circuit on the particles is not
a major step. The technology allows for modification of
the vertices, edges and faces of the terahedrons by means
of corner lithography [Berenschot2008, Sarajlic2005e].
Figure 6 shows an initial result of a free SiN wireframe
produced by this method. The size of the particle is de-
termined by the etched inverse structure in the Si, which
can be seen below the particle. The dimensions are de-
termined by lithography, and can be reduced below 100
nm. Since the particles are embedded in before release, it
is possible to deposit different materials in vertices, edges
and faces.
Certainly nanoparticles can be modified to steer self-
assembly into crystals so that regular structures similar
to the cross-point structures shown in figure 1 can be
grown. Parts of the nano-partciles can for instance be
made hydrophobic so that the assembly of amphiphilic
particles into crystal structures similar to self-assembled
structure in nature will become possible, see for in-
stance [Rycenga2008, Murphy2005, Park2004b]. Alter-
natively, parts of the particle can be covered with organic
agents or biological that get charged in a solution; by tun-
ing the polarity quasi ionic crystals can be grown (see
for instance [Shevchenko2006]). Even base-pair match-
ing in DNA strands is demonstrated as a method for
self-assembly [Rothemund2006]. After assembly, connec-
tions can be fixed by using for instance polymerized adhe-
sives [Gu2004]. For an active assembly, some of the con-
nections between particles need to be conductive, which
can for instance be achieved by diffusion of gold con-
tacts [Gu2007]. For larger scale particles (300 µm), inte-
gration of electronics inside substrates has already been
succesfully demonstrated [Saeedi2008].
Self-asssembly of anisotropic nano-particles is cur-
rently in its infancy, however the emerging analogy with
the growth of molecular crystals is quite encouraging.
Regardless of the technique being used, it should in prin-
ciple be possible to realize smarticles with transistor func-
tionality or magnetic ring cores.
VII. SELF ASSEMBLED RING CORE MEMORY
In the last part of this paper we will explore whether
it would in principle be possible to realise a 3D magnetic
ring core memory by means of self assembly of a lim-
ited number of substructures produced by corner lithog-
raphy. Two functions need to be assembled, a three di-
mensional array of wires (the word, bit and sense lines)
and magnetic ring cores. There are may different ways
in which a three dimensional array of wires can be self
assembled, starting from tetrahedra, cubes or pyramids
for instance. Table ?? lists the properties of unit cells
constructed from these three basic elements. To realise
3D cross point architectures, for each of those basic el-
ements eight elements are needed to realise a unit cell
(Figure ??). Tetrahedra are the simplest elements, with
exactly the right number of corner points. Starting from
cubes, only two types of elements are needed (with and
without wires). For tetrahedra and pyramids, four dif-
ferent elements are combined into the unit cell.
Also the magnetic ring core has to be defined by ver-
tices. An efficient method is using tetrahedra. Figure ??
shows a unit cell of eight tetrahedra, with addressing lines
at the corners of a square magnetic ring. Of course, the
addressing lines have to be located within the magnetic
ring for inductive read-out, and should be electrically iso-
lated from it. Placing the wires close to the magnetic ring
has the advantage of an increase in field strength. The
magnetic elements do not have to touch, since stray field
coupling will lead to flux closure structures.
This particular solution requires 5 different types of el-
ements. There are other solutions, with more favorable
positioning of the magnetic core, but at this point it is
sufficient to realise that in principle it is possible to con-
struct a 3D magnetic ring core memory from a limited
number of simple building blocks. Figure ?? shows an
impression of such an architecture, where the extension
of the addressing lines can be clearly seen.
The technological challenges to realise a structure like
this are formidable: We can make silicon terahedrons in a
size range from a few tens of nanometers to a few microm-
eters, and we know ways to add electrical conductors of
various metals along the edges. But these complex struc-
tures needs several types of tetrahedra. They have to be
assembled in the right way, which is not trivial at all.
8FIG. 7: Self assembly of wire frames (tetrahedra, cubes and
pyramids) into units cells which can assemble into a 3D cross-
point addressing architecture. Each unit cell contains eight
smarticles.
Futhermore they should conduct electrical current along
lines passing a vast number of particles, whilst keeping
the impedance low.
Option a Option b Option c
configuration 3 wires 3 planes 2 planes, 1 wire
number of connections 3n2 3n 2n+n2
selectivity 1/3 2/3 2/3
TABLE I: Comparison of the three addressing configurations,
tabulating the number of connections to the array and the
required selectivity.
Corners Vertices Unit cells Unique elements
Tetrahedron 4 6 8 4
Cube 8 12 8 2
Pyramid 5 8 8 4
TABLE II: Units cells for 3D cross point architectures, using
tetrahedra, cubes or pyramids as building blocks.
FIG. 8: By assembly of smarticles with different materials in
the edges, a unit cell for a ring-core bit can be realized.
FIG. 9: Repetitive assembly of unit cells lead to a 3D ring
core memory structure.
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We expect the increase in data density for non-volatile,
two-dimensional data storage to come to a halt when
the bit spacing reaches atomic dimensions, which will be
at a data density of about 4·1020 bit/m2. To continue
the capacity of storage systems, we need to move from
surface to volumetric storage. Using typical values for
package sizes, one can estimate that the onset of three-
dimensional data storage will have to start at a volumet-
ric density of 4·1012 bit/m3, or bit cell volumes of (135
nm)3.
By adopting the cross-point architecture from todays
solid state memories, and extending it into three dimen-
sions, a simple addressing scheme can be made. For large
arrays, selection by three orthogonal planes is favourable
since it reduces the number of connections to the outside.
If the memory cells are electrically addressed, tran-
sistors are required to reduce parasitic currents. Since
transistors are three-terminal devices, they fit very nicely
with the three-dimensional cross point architecture. As
memory elements, phase change wires could be inte-
grated.
Parasitic currents can be avoided by re-using the mag-
netic addressing strategies used in ring core memories
from the early years of computer technology. We calcu-
lated that storing data into magnetic ring cores at sub
micron dimensions is possible, using coincident current
writing at current densities well below the electromigra-
tion threshold, and energy barriers largely sufficient for
10 years of data retention. The small size of the rings
prevent destructive readout at sufficient signal-to-noise
ratio, but a susceptibility technique, combined with fre-
quency mixing can certainly be applied.
A promising strategy for for the realisation of three-
dimensional memories could be the self assembly of ar-
tificial sub-micron elements (smarticles). Such elements
can be realised by combining edge-lithography techniques
and anisotropic etching. The first experiments into this
direction are encouraging.
We show that a ring core memory can in principle
be (self-)assembled from eight tetragonal wire frame ele-
ments per memory cell, consisting of five different types
of tetrahedra each having different combinations of con-
ducting, non-conducting and magnetic edges. Other con-
figuations are however possible.
We therefore believe that the concept of a self-
assembled three-dimensional ring core memory is tech-
nically feasible, and will provide an intriguing first step
towards a solution for data storage beyond the atomic
limit.
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Appendix A: Write strategy
The stability of the magnetisation direction in a mag-
netic ringcore is determined by the energy barrier for
magnetisation reversal, which should be higher than 40
kT for 10 year data retention. The maximum available
energy for writing, ∆E, equals BMV , where B is the
magnetic field from the conductor, M is the magnetisa-
tion of the ring material (about 1 MA/m) and V its vol-
ume. Starting from the (135 nm)3 bit cell design point,
we assume a magnetic ring with a diameter D of 135 nm
and wire diameter 2r of 50 nm. For simplicity, at the
axis of the ring a conductor is positioned with the same
diameter. The magnetic field B circulating the conduc-
tor is proportional to the current, which is in principle
limited by electron migration current density jmax (ap-
proximately 1011 A/m2).
B = µ0
jmaxr
2
D
[T ] (A1)
The maximum current for a 50 nm diameter wire be-
comes 200 µA, which limits the maximum magnetic field
at 68 nm distance to 582 µT. With the volume of the
ring equal to 2pi2Rr2, the energy barrier
∆E =
µ0pi
2
kT
jmaxMr
4 [J ] (A2)
is in the order of 5·10−19 J or about 120 kT, which is
largely sufficient for long term non-volatile storage. Note
that the energy barrier is independent on the ring diam-
eter D, but strongly depends on the wire radius r. So
in principle storing data in magnetic ring cores at these
small dimensions is possible.
Appendix B: Read strategy
When the magnetisation reverses in the ring core, the
flux through the circuit formed by the sense line changes,
causing an emf. The flux φ [Vs] is proportional to the
cross section of the magnetic rings
φ = µ0Mpir2, (B1)
where r is the radius of the core wire (not to be con-
fused with the core radius D/2). As the dimensions
shrink, the flux reduces by a square power relation. Re-
versal can be detected if the emf caused by the change
in flux is larger than the background noise on the sense
wires. For bandwidths in the order of 10 Mb/s, the noise
for inductive readout is dominated by DC resistance of
the sense wire [Klaassen1992], SN (ω) = 4kTR [V2/Hz].
In order to estimate the signal-to-noise ratio (SNR) of
the readback signal, we do not actually need know the
pulse shape of the emf with time, but we can follow a
matched filter approach [Koren1991].
Assuming an arbitrary pulse shape f(t) = dφ/dt,
Fourier transformed to F (ω), the energy in the pulse,
relative to the noise, equals
Ew =
1
2pi
∫ +∞
−∞
|F (ω)|2
SN (ω)
dω (B2)
Koren states that one can always find a matching filter
(MF), to shape the pulse in the optimum shape, and Ew
can be optimized to SNR2MF .
The chance on a read-back error, given the effective
SNReff ratio equals
Perr =
1
2
erfc
(
SNReff
2
√
2
)
=
1
2pi
∫ ∞
SNReff/2
exp(t2/2)dt
(B3)
For a raw error rate (without coding) of 10−4, the SNR
should be larger than 7.4 (8.7 dB) for a simple peak de-
tection scheme.
If the pulses are well separated in time, and the the
matched filter is applied SNReff=SNRMF=
√
Ew. Pulse
width and bandwidth are related, and cannot be made ar-
bitrarily small. Assuming for instance a Lorenzian pulse
shape (after matching) with pulse width a [s] and height
fmax [V]
f(t) =
fmax
1 +
(
2t
a
)2 (B4)
with fmax related to φ by
∫ +∞
−∞
f(t)dt =
1
2
pifmaxa =
∫ +∞
−∞
dφ
dt
dt = 2φ (B5)
(B6)
we find that
F (ω) = 2φepia|ω| (B7)
and using (B2) therefore
SNRMF =
√
Ew =
φ√
4kTRpia
(B8)
which should exceed 7.4. Assuming a 25 nm radius
sense wire with a length L of 100 µm and a specific re-
sistance ρ of 1.7·10−8 Ω m, R becomes 866 Ω. In that
case a should be smaller than about 10−15 s. Micromag-
netic simulations show that these short switching times
11
cannot be reached, certainly not under low field condi-
tions [Hollinger2003]. The situation worsens when di-
mensions shrink. If we use a design length scale Λ, than
the total flux φ scales with the cross-section of the mag-
netic ring, so Λ2. The resistance R of the sense wire
scales with length over area, so 1/Λ. The SNR therefore
scales with Λ2.5, which is not very benign. In the era of
ring core memories, the core diameters were in the order
of 300 µm [Werner1967]. We are now aiming below 1 µm,
and therefore loose over six orders of magnitude in signal
to noise ratio. Destructive readout is therefore a dead
end road and an alternative read-out technique needs to
be investigated.
Appendix C: High frequency susceptibility readout
Rather than completely reversing the magnetisation in
the core, a DC bias current IB below the reversal thresh-
old can passed through one of the addressing lines and
small high frequency perturbation current IP through
another (figure 5a). Since the susceptibility (dM/dI) of
the core depends on the direction of the current, the emf
on the sense line can be used to determine the magnetic
state of the ring (figure 5b). Assuming a fraction of the
magnetisation fluctuation γ of about 10%, the signal on
the sense line will have an amplitude of fmax = γφωp.
The noise power is now determined by the bandwidth
of the detector B and equals 4kTRB. The SNR of the
readback signal can thus be calculated to be
SNR =
γ2φ2ω2p
4kTRB
(C1)
from which we can calculate that the minimum sense
frequency
ωp >
√
4
pi3 kTρLBSNR
γµ0Mr3
(C2)
is a strong function of the wire diameter (which is set
equal for the ring and sense line). For parameters identi-
cal as above (r=25 nm), a sense frequency over 40 GHz
is required for a bandwidth of 1 MHz (datarate of 500
kb/s), which is an engineering challenge. A start can be
made however with a sense frequency of 1 GHz and a
bandwidth of 1 MHz, which will require a wire radius of
about 90 nm.
The high frequency fields are present throughout the
array, and will cause induced voltages on sense lines of
non-selected rings. Billing uses a very elegant technique
to combat this cross-talk, in which the biasing current is
also modulated at a different frequency. So
IB = IBS + IB0sin(ωBt) (C3)
IP = IP0sin(ωP t) (C4)
By properly selecting the offset bias current IBS , a
non-linear region in the hysteresis loop can be selected.
Assuming for simplicity
M(I) = −M0 + αI2 (C5)
I = IB0sin(ωBt) + IP0sin(ωP t) (C6)
f(t) =
∂φ
∂t
= µ0pir2α
dI2
dt
(C7)
we find that the output signal has a response at double,
sum and difference frequencies:
f(t) = µ0pir2α
[
ωBI
2
B0 sin(2ωBt) + ωP I
2
P0 sin(2ωP t)
−(ωB − ωP )IB0IP0 sin ((ωB − ωP )t)
+(ωB + ωP )IB0IP0 sin ((ωB + ωP )t)
]
(C8)
The sum and difference frequencies are not present
for rings which are not selected, since for those rings ei-
ther IB or IP is zero. By using a lock-in technique on
(ωB − ωP ), cross talk can therefore be reduced. Taking
a bandwidth in the order of MHz, and sense frequencies
in the order of GHz, the reduction is at least 60 dB. An
additional advantage of this method is that the lock-in
technique uses frequency as well as phase information,
which increases the SNR at the same time.
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